JEDEC Matrix IC Trays:Engineering Guide to Antistatic Performance, SMT Yield & ESD Reliability
In semiconductor backend operations, from final test to surface-mount
assembly, antistatic JEDEC
matrix IC trays provide the structural and electric ...
2026-06-24
View More

